

PATENT
450100-2780.1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

APPLICATION FOR LETTERS PATENT

TITLE: DIGITAL DATA CONVERSION EQUIPMENT AND A METHOD FOR
THE SAME

INVENTOR: Tetsujiro KONDO

William S. Frommer
Registration No. 25,506
FROMMER LAWRENCE & HAUG LLP
745 Fifth Avenue
New York, New York 10151
Tel. (212) 588-0800

DIGITAL DATA CONVERSION EQUIPMENT AND A METHOD FOR THE SAME

BACKGROUND OF THE INVENTION

1. Field of the Invention

This invention relates to a digital data conversion equipment and a method for the same, which are applicable to an interpolation of a thinned picture element in data conversion, up-conversion for converting a television signal with standard resolution into a television signal with high resolution and so on.

2. Description of the Prior Art

There are generally two kinds of systems for converting a digital video signal. One of them is a system for converting a signal whose resolution is high with respect to the space or time or a signal having a large amount of information into a signal of a low resolution. The other is a system for converting, on the contrary, a signal whose resolution is low with regard to the space or time or a signal having a small amount of information signal of a high resolution.

In the former case, a signal having inherently a large information amount is converted into a signal of a small information amount. For example, by properly thinning out a picture element information amount or field/frame information, a signal of a low space/time resolution can be easily formed.

The above example relates to what is called a down converter to, for instance, convert a video signal of a high definition (HD) system into a video signal of a standard definition (SD) system. Various kinds of techniques have already been proposed.

The latter case relates to up conversion to, for example, convert a video signal of the SD system to a video signal of the HD system. An example in which an electronic zooming process is executed or an enlargement of an image is performed is considered. In those examples, hitherto, information which inherently lacks is interpolated by using an interpolation filter and the interpolated information is used.

As still another example, there is a sub-sampling method for periodically thinning out pixel data in order to compress a recording/transmission data amount in the case where a capacity of the recording/transmitting system is limited. In this case, the images thinned out are interpolated on the reproducing/receiving side by using an interpolation filter.

However, there is a problem that the resolution of an output picture obtained by interpolation with a filter is degraded. For example, even if a HD television signal is formed by interpolating a SD video signal by a filter, an HD component (high frequency component) which is not present in an input SD signal is not reproduced. As a result, the spatial resolution of an output picture is lowered.

OBJECTS AND SUMMARY OF THE INVENTION

An object of the invention is to provide digital data conversion equipment and a method for the same capable of reproducing a high resolution component.

According to an aspect of the present invention, there is provided a digital data conversion equipment, comprising: means for analyzing plural input data and performing clustering depending on a distribution state of the plural input data;

means for generating class data associated with output data for each class on the basis of the plural input data and known output data;

5 memory means for storing the class data at an address corresponding to the class;

read-out means for reading out class data at an address corresponding to class information subjected to clustering based on the plural input data; and

10 output data generating means for generating output data based on output class data of the read-out means.

According to another aspect of the present invention, there is provided a digital data conversion method, comprising:

15 training step for analyzing plural input data, performing clustering depending on a distribution state of the plural input data, generating class data associated with known output data for every class on the basis of the plural input data and the output data, and storing the class data into a memory depending on the class;

20 step for clustering the plural input data and reading out class data at an address of the memory corresponding to the class; and

step for generating output data based on the class data.

25 The above, and other, objects, features and advantage of the present invention will become readily apparent from the following detailed description thereof which is to be read in connection with the accompanying drawings.

30 BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic block diagram of a transmission system to which the invention is applied;

35 FIG. 2 is a schematic diagram showing a position relation of picture elements;

FIG. 3 is a block diagram of one example of a structure for generating a mapping table;

40 FIG. 4 is a block diagram of another example of a structure for generating a mapping table;

FIG. 5 is a block diagram of another embodiment;

FIG. 6 is a schematic diagram showing a position relation of picture elements of a SD picture and a HD picture; and

45 FIG. 7 is a block diagram of one example of a structure for generating a mapping table.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

50 Hereunder, one embodiment of this invention will be explained. This one embodiment transmits thinned and compressed data and reproduces a thinned picture element on the reception side. FIG. 1 shows such a transmission system as a whole. In FIG. 1, reference numeral 1 is an input terminal for digital video data to be transmitted.

55 Input digital video data is supplied to a sampling circuit 2, and picture element data positioned alternately is thinned out in the horizontal direction. As shown in FIG. 2, picture elements indicated at X in the array of the original picture elements show the thinned picture elements a result, with this thinning-out process, the data amount necessary for transmission is reduced to half.

65 The output data of the sampling circuit 2 is supplied to an encoder for highly efficient coding. For the highly efficient coding, orthogonal conversion coding such as DCT (Discrete Cosine Transform), ADRC (Dynamic Range Adaptive-type Coding) and so on, which are well known, can be

adopted. With this encoder 3, the data amount to be transmitted is reduced.

The output data of the encoder 3 is fed to a transmission processing circuit 4. The transmission processing circuit 4 performs processing such as error correction coding, frame formation and channel coding. Transmission data is generated at an output terminal 5 of the transmission processing circuit 4. The transmission data is supplied through a transmission line 6. The transmission line 6 is limited to a communication line and includes processes of magnetic recording and reproduction in its meaning.

Reception data is fed through an input terminal 7 to a reception processing circuit 8. The reception processing circuit 8 performs processing such as decoding of channel coding, frame decomposition, and error correction. The output of the reception processing circuit 8 is supplied to a decoder 9 for highly efficient coding. The decoded output of the decoder 9 is supplied to a selecting circuit 10 and a simultaneous output circuit 11.

The simultaneous output circuit 11, as shown in FIG. 2, produces transmission picture element data a, b, c, and d, which are present at upper and lower positions and left and right positions with respect to a thinned picture element x to be interpolated, to a clustering circuit 12 and an interpolation data generating circuit 14, simultaneously. Output data from the clustering circuit 14, i.e., class information, is given to a memory 13 as an address signal.

A mapping table for data conversion formed in a manner mentioned later is stored in the memory 13. In this example, a mapping table including plural parameters is stored in the memory 13. A parameter read out from an address corresponding to the output data of the clustering circuit 12 is supplied to the interpolation data generating circuit. The interpolation data generating circuit 14 provides interpolation data x by the calculation of:

$$x=w1a+w2b+w3c+w4d$$

using transmission picture element data a, b, c, and d from the simultaneous output circuit 11 and parameters w1, w2, w3, and w4 from the memory 14.

The interpolated data x is supplied to the selecting circuit 10. The selecting circuit 10 selects the output of the decoder 9 when a transmission picture element is present, while the selecting circuit 10 selects interpolated data from the interpolation data generating circuit 14 at a position of a thinned picture element. Consequently, decoded video data corresponding to reception data is provided at an output terminal 15 of the selecting circuit 10.

A mapping table formed in advance by training is stored in the memory 13. FIG. 3 shows a structure for forming the mapping table. In FIG. 3, a digital video signal is supplied to terminal 21 and to a simultaneous output circuit 22. It is desirable that the digital video signal is a standard signal taking into account the generation of a mapping table. For example, for the video signal, a signal composed of a still picture with various patterns can be adopted. As shown in FIG. 2, the simultaneous output circuit 22 supplies a data memory 23 and a clustering circuit 24 simultaneously with a data x, which is a target picture element, and picture element data a, b, c, and d, which are present in upper and lower positions and left and right portions with respect to the data x. It is to be noted that an actual value exists without any thinning of the target picture element at the time of the training shown in FIG. 3.

The clustering circuit 24 carries out the clustering picture element data to generate class information as the clustering circuit 12 of FIG. 1 does. For clustering, clustering by

gradation, clustering by a pattern, etc., can be used. In the use of the gradation, the number of classes becomes extremely large if picture element data has eight bits. As a result, it is desirable that the bit number of each picture element is reduced with highly efficiency coding such as ADRC. For pattern use, plural patterns composed of four picture elements (for example, evenness, increase of a value in the right and upper direction, decrease of a value in the right and lower direction, etc.) are prepared, and the output data of the simultaneous output circuit 22 is classified into any one of the plural patterns.

The output of the clustering circuit 24 is given to one input terminal 25a of a switching circuit 25. The output of a counter 26 is supplied to the other input terminal 25b of the switching circuit 25. The counter 26 generates addresses, which sequentially change, by counting clock CK. The output of the switching circuit 25 is supplied to the data memory 23 and a memory 28 for parameters as their addresses.

Sample values of picture element a, b, c, d, and x are written into the data memory 23 with respect to addresses which are class information. For example, $(a_{10}, a_{20}, \dots, a_{n0})$ with respect to the picture element data a, $(b_{10}, b_{20}, \dots, b_{n0})$ as to the picture element data b, $(c_{10}, c_{20}, \dots, c_{n0})$ with respect to the picture element data c, and $(d_{10}, d_{20}, \dots, d_{n0})$ as to the picture element data d are stored in a certain address AD0 of the data memory 23. As for other addresses from the clustering circuit 24, picture element data is stored in the memory 23 similarly.

Next, the switching circuit 25 is switched from the input terminal 25a to 25b, and the content of the data memory 23 is sequentially read out by an address from the counter 26. The read-out of the data memory 23 is supplied to an arithmetic circuit 27 of the least square method. With this minimum square method, parameters w1 to w4 are obtained with minimum error.

When attention is paid to one address, the following simultaneous equations are established with respect to this address:

$$\begin{aligned} x1 &= w1a1 + w2b1 + w3c1 + w4d1 \\ x2 &= w1a2 + w2b2 + w3c2 + w4d2 \end{aligned}$$

$$xn = w1an + w2bn + w3cn + w4dn$$

Now, since x1 to xn, a1 to an, b1 to bn, c1 to cn, and d1 to dn are known in advance, the parameters w1 to w4 are obtained so that the square of the error for x1 to xn (actual values) is minimized. This applies to other addresses.

The parameters w1 to w4 obtained at the arithmetic circuit 27 are written into a memory 28. A mapping table which has been written into the memory 28 is stored in the memory 13 of FIG. 1. Therefore, the value of x, which is a thinned picture element, is produced at the interpolation data generating circuit 14 using the parameters produced from the memory 13.

For the mapping table, not only the above-stated parameters but also the one from which output data values themselves are provided may be employed. In this case, the interpolation data generating circuit 14 in FIG. 1 can be omitted. FIG. 4 shows a structure for forming the mapping table. Similarly to the structure of FIG. 3, plural picture element data made simultaneously is supplied to the clustering circuit whose output is supplied to a data memory 30 and a frequency memory 31 as an address.

The read-out output of the frequency memory 31 is supplied to an adder 32 and added by +1. The output of the

adder 32 is written into the same address of the memory 31. For the memories 30 and 31, each content of their addresses is cleared at zero as the initial stage.

Data read from the data memory 30 is supplied to a multiplier 33 and multiplied by a frequency which is read out of the frequency memory 31. The output of the multiplier 33 is given to an adder 34 and added to the input data x there. The output of the adder 34 is supplied to a divider 35 as a dividend. To the divider 35, the output of the adder 32 is fed as a divisor. The output of the divider 35 (quotient) becomes input data of the data memory 30.

In the above-mentioned structure of FIG. 4, data $x1$ is directly written into the memory 30 and the value of a corresponding address of the memory 31 is brought to 1, since the read outputs of the memories 30 and 31 are zero. If this address is accessed once again later, the output of the adder 32 is 2, and the output of the adder 34 is $(x1+x2)$. As a result, the output of the divider 35 is $(x1+x2)/2$, which is written into the memory 30. On the other hand, the frequency z is written into the frequency memory 31. Further, when the above-mentioned address is accessed, the data of the memory 30 is updated to $(x1+x2+x3)/3$. The frequency is also updated to 3.

By carrying out the above-mentioned operation within a determined period, a mapping table is stored into the memory 30 so that data, which is present at that time, is output when a class is designated by the output of the clustering circuit. In other words, when plural picture element data of an input video signal is given, a mapping table can be formed so that data is output to correspond to its clustered data on the average.

Another embodiment of the invention shown in FIG. 5 is for up-conversion of a SD video signal to a HD video signal. In FIG. 5, a digital SD video signal is supplied to a terminal indicated at 41. Examples of the SD video signal are a reproduction signal, a broadcast signal, etc., of SDVTR. The SD video signal is given to a simultaneous output circuit 42 whose output data is supplied to clustering circuit 43. The output of the clustering circuit 43 is sent as an address signal to memories 44a to 44d where mapping tables M1 to M4 are stored.

FIG. 6 partially shows a relationship between a SD picture and a HD picture. In FIG. 6, picture element data interpolated by circles O belongs to the SD picture, while picture element data indicated by crosses X belongs to the HD picture. For example, four picture element data $y1$ to $y4$ of the HD picture is generated from twelve picture element data of the SD picture. The mapping table M1 of the memory 44a is for generating picture element data $y1$, while the mapping tables M2, M3, and M4 are for generating picture element data $y2$, $y3$, and $y4$, respectively.

The read-out outputs of the memories 44a to 44d are given to a selector 45. The selector 45 is controlled by the output of a selection signal generating circuit 46. A sampling clock of the HD picture is supplied from an input terminal 47 to the selection signal generating circuit 46. The four picture element data $y1$ to $y4$ is selected sequentially by the selector 45 and is supplied to a scanning conversion circuit 48. The scanning conversion circuit 48 generates picture element data of the HD picture in the order of raster scanning at an output terminal 49. A monitor for HD is connected to the output terminal 49 through a D/A converter (not shown). The number of picture elements of an output picture is four times that of picture elements of an input SD video signal.

FIG. 7 shows one example of a structure for generating the mapping tables M1 to M4 stored in the memories 44a to

44d. In FIG. 7, a digital HD video signal is supplied to an input terminal indicated at 51. It is desirable that the HD video signal is a standard-like signal taking into account the generation of the mapping tables. Actually, by taking a standard picture with a HD video camera or by recording a taken picture signal onto HDVTR, a HD video signal can be provided.

The HD video signal is supplied to a simultaneous output circuit 52. The simultaneous output circuit 52 simultaneously produces picture element data a to l and $y1$ to $y4$ having a relationship in positions shown in FIG. 6. The picture element data a to l is supplied to a clustering circuit 53. The clustering circuit 53 performs the classification of gradation, patterns, etc., as in the above-mentioned one embodiment. The output of the clustering circuit 53 is commonly given to mapping table generating circuits 54a to 54d.

The picture element data $y1$ to $y4$ is supplied to the mapping table generating circuits 54a to 54d which have the same construction. The one similar to the structure for obtaining average value as shown in FIG. 4 can be adopted for the mapping table generating circuits 54a to 54d. In the case of the mapping table generating circuit 54a, $y1a$ is supplied in place of the picture element data x in FIG. 4. For the mapping table generating circuit 54a, the same structure of FIG. 4 can be employed. In addition, with the use of parameters, the same structure as FIG. 3 may be used for mapping generating circuits 54a to 54d.

Mapping tables showing the correlation between the HD video signal and the SD video signal are stored in the mapping table generating circuits 54a to 54d. In other words, when plural data of the SD video signal is given, a mapping table, which outputs picture element data of the HD video signal on the average corresponding to the one provided by clustering these a plural data, can be formed. This mapping table is stored in the memories 44a to 44d with the structure of FIG. 5.

Although the above-mentioned one embodiment is an example where the up-conversion of the SD video signal to the HD video signal is made, the invention can be applied similarly to the enlargement of a picture, besides this embodiment.

According to the invention, data transmitted with a thinning-out system can be received, and a thinned picture element can be interpolated without the deterioration of resolution. When picture element data lacking at the time of picture element enlargement is interpolated, the invention is applicable in a similar manner. Also, the invention not only permits a video signal with standard resolution to be converted to that with high resolution but also allows a picture with high resolution to be displayed on a monitor.

Having described specific preferred embodiments of the present invention with reference to the accompanying drawings, it is to be understood that the invention is not limited to those precise embodiments, and that various changes and modifications may be effected therein by one skilled in the art without departing from the scope or the spirit of the invention as defined in the appended claims.

What is claimed is:

1. Digital data conversion apparatus, comprising:

memory means for storing class data for respective classes at addresses corresponding to said respective classes, said class data being associated with reference interpolated data and a reference standard definition digital video signal for each of said respective classes, said reference standard definition digital video signal and said reference interpolated data constituting a reference high definition digital video signal;

means for receiving a standard definition digital video signal including a plurality of pixel data representing pixel values;

means for clustering said pixel data of said standard definition digital video signal to produce a class in accordance with the pixel values of said pixel data;

means for retrieving said class data from the one of said addresses of said memory means corresponding to said class of said standard definition digital video signal; and

means for generating a plurality of interpolated data in accordance with said standard definition digital video signal and said retrieved class data, in which a position of at least one of said clustered pixel data of said standard definition digital video signal is spatially located at the same position of at least one of said generated interpolated data.

2. The digital data conversion apparatus as claimed in claim 1, wherein said class data includes a plurality of coefficient data; and wherein said means for generating said plurality of interpolated data generates each of said interpolated data by adding respective products of a respective one of said coefficient data and a respective one of said pixel data.

3. The digital data conversion apparatus as claimed in claim 1, wherein the standard definition digital video signal is an orthogonally converted digital video signal and said means for receiving comprises means for decoding said orthogonally converted digital video signal to produce a decoded digital video signal.

4. The digital data conversion apparatus as claimed in claim 1, wherein said class data stored in said memory means corresponds to said interpolated data; and wherein said means for generating is operable to generate said interpolated data by providing said retrieved class data as said interpolated data.

5. A digital data conversion method, comprising the steps of:

storing class data for respective classes at addresses in a memory corresponding to said respective classes, said class data being associated with reference interpolated data and a reference standard definition digital video signal for each of said respective classes, said reference standard definition digital video signal and said reference interpolated data constituting a reference high definition digital video signal;

receiving a standard definition digital video signal including a plurality of pixel data representing pixel values; clustering said pixel data of said standard definition digital video signal to produce a class in accordance with the pixel values of said pixel data;

retrieving said class data from the one of said addresses in said memory corresponding to said class of said standard definition digital video signal; and

generating a plurality of interpolated data in accordance with said standard definition digital video signal and said retrieved class data, in which a position of at least one of said clustered pixel data of said standard definition digital video signal is spatially located at the same position of at least one of said generated interpolated data.

6. The digital data conversion method as claimed in claim 5, wherein said class data includes a plurality of coefficient data; and wherein the step of generating said plurality of interpolated data is carried out by adding respective products of a respective one of said coefficient data and a respective one of said pixel data.

7. The digital data conversion method as claimed in claim 5, wherein the standard definition digital video signal is an orthogonally converted digital video signal and the step of receiving further comprises decoding said orthogonally converted digital video signal to produce a decoded digital video signal.

8. The digital data conversion method as claimed in claim 5, wherein said class data stored in said memory corresponds to said interpolated data; and wherein said step of generating said interpolated data is carried out by providing said retrieved class data as said interpolated data.

9. Digital data conversion apparatus for converting a video signal admitting of a first standard into a video signal admitting of a second standard, a resolution of said video signal admitting of said first standard being lower than a resolution of said video signal admitting of said second standard, comprising:

memory means for storing class data for respective classes at addresses corresponding to said respective classes, said class data being associated with reference output data and reference input data admitting of said first standard for each of said respective classes, said reference input data admitting of said first standard and said reference output data constituting a reference digital video signal admitting of said second standard;

means for receiving an input digital video signal including a plurality of pixel data and admitting of said first standard;

means for clustering said pixel data of said input digital video signal to produce a class in accordance with values of said pixel data;

means for retrieving said class data from one of said addresses of said memory means corresponding to said class of said input digital video signal admitting of said first standard; and

means for generating a plurality of interpolated data in accordance with said input digital video signal and said class data which has been retrieved, said interpolated data and said input digital video signal constituting a signal admitting of said second standard, and wherein a position of at least one of said clustered pixel data of said input digital video signal is spatially located at the same position of at least one of said generated interpolated data.

10. The digital data conversion apparatus as claimed in claim 9, wherein said class data includes a plurality of coefficient data; and wherein said means for generating said plurality of interpolated data is operable to generate each of said interpolated data by adding respective products of a respective one of said coefficient data and a respective one of said pixel data.

11. The digital data conversion apparatus as claimed in claim 9, wherein said class data stored in said memory means corresponds to said interpolated data; and wherein said means for generating is operable to generate said interpolated data by providing said retrieved class data as said interpolated data.

12. The digital data conversion apparatus as claimed in claim 9, further comprising means for generating said class data stored in said memory means.

13. Digital data conversion apparatus, comprising:

means for generating class data associated with reference interpolated data and reference standard definition digital video signal for each of a plurality of respective classes, said reference standard definition digital video signal and said reference interpolated data constituting a reference high definition digital video signal;

memory means for storing said class data for said respective classes of addresses corresponding to said respective classes;

means for receiving a standard definition digital video signal having a plurality of pixel data; 5

means for clustering said pixel data of said standard definition digital video signal to produce a class in accordance with values of said pixel data;

means for retrieving said class data from the one of said addresses of said memory means corresponding to said class of said standard definition digital video signal; and 10

means for generating a plurality of interpolated data in accordance with said standard definition digital video signal and said retrieved class data, in which a position of at least one of said clustered pixel data of said standard definition digital video signal is spatially located at the same position of at least one of said generated interpolated data. 15

14. A digital data conversion method, comprising the steps of: 20

generating class data associated with reference interpolated data and a reference standard definition digital video signal for each of a plurality of respective classes,

10

- said reference standard definition digital video signal and said reference interpolated data constituting a reference high definition digital video signal;
- 5 storing said class data for said respective classes at addresses in a memory corresponding to said respective classes;
- receiving a standard definition digital video signal having a plurality of pixel data;
- 10 clustering said pixel data of said standard definition digital video signal to produce a class in accordance with values of said pixel data;
- retrieving said stored class data from the one of said addresses corresponding to said class of said standard
- 15 definition digital video signal; and
- generating a plurality of interpolated data in accordance with said standard definition digital video signal and said retrieved class data, in which a position of at least
- 20 one of said clustered pixel data of said standard definition digital video signal is spatially located at the same position of at least one of said generated interpolated data.

* * * * *